



# A Boundary Scan Test Vehicle for Direct Chip Attach (DCA) Testing

Heather Parsons
Saverio D'Agostino
Genji Arakaki
Jet Propulsion Laboratory





## **Topics**

Background: Direct Chip Attach

Test Methods

What is boundary scan and how does it work

How is it currently being used

■ Usefulness to others



# Background: What is Direct Chip Attach?






Bare die bonded directly to the printed


wiring board

- Wire bonded
- Non-Hermetic Packaging
  - To validate an encapsulation or passivation technology for New Millenium Deep Space - 2 (DS-2) and other flight projects



Motorola Star-Tac

Ref: Circuits Assembly, 1996




Direct Chip Attach 5/10/1999





## Background: DCA Objectives



### To design a substrate that


- gives a realistic understanding of how the environment affects powered devices
- provides information about the reliability of passivation technology

- Span wide range of part types
- Testing
  - Fast
  - Automated
  - Repetitive
  - Log data





## Test Methods



### Daisy Chain

- simple for solder joints or connectors
- non-powered devices
- don't know exactly what interconnect has failed


### ■ Boundary Scan

- IEEE Standard (JTAG)
  - Standardized
  - Commercially available
- powered devices
- digital test
- determine failure at interconnect level
  - short
  - open






## Boundary Scan Chip








## Board Design







## Devices on Board



## Packaged Parts

- Boundary Scan Chips
- Resistors
- A to D Converters

### ■ Bare Die

- A Memory Chip
- Several Schottky Diodes
- MOSFETs (Both N and P Channel)
- Sandia Test Chips
  - ATC 2.5
  - *NAT01*
- SIR Patterns





## Boundary Scan Test

Diodes - Series connected with resistor

Mosfets - N and P channel configured as inverters

SIR Patterns - Voltage divider will show non-zero value if current flows

ATC2.5 / NAT01 - A to D Converters will sense change in voltage divider



# Test of Static Memory (SRAM) by Boundary Scan



## Boundary Scan used to write to SRAM

- Boundary Scan Chip 1 feeds addresses
- Boundary Scan Chip 1 feeds data inputs
- Boundary Scan used to read SRAM
  - Chip 1 feeds addresses
  - Chip 2 reads Data outputs
- Data shifted out verified



# The Boundary Scan Test System



### Asset

- HardwareCard
- InterfacePod
- Windows
   Software

Apply To:		Dcabd	Hierarchy	
Source Format Macro Sour  Macro Exec		- Processing Stages		
Macro Filename: Destination File:		set\DCAbrd\Macros\Scanpth3. set\DCAbrd\Macros\Scanpth3.	Browse	
Arguments:	cess	Saye & Close	Cancel	



# The Boundary Scan Test System



Scan Path ATPG: Test results for entity dcabd3.This test detects:

- Stuck-at-0 on the TDI/TDO data path.
- Inoperative TCK.
- Inoperative TMS.
- Incorrect scan path length.

#### Pattern Is Constant 1

Step 1. Expect the value normally captured by the BYPASS/IDCODE registers. No failures detected.

Step 2. Expect the pattern shifted through the BYPASS/IDCODE registers.

No failures detected.

Pattern Is Constant 0

Step 1. Expect the value normally captured by the BYPASS/IDCODE registers. No failures detected.

Step 2. Expect the pattern shifted through the BYPASS/IDCODE registers.

No failures detected.

Pattern Is Constant 0110

Step 1. Expect the value normally captured by the BYPASS/IDCODE registers.

No failures detected.

Step 2. Expect the pattern shifted through the BYPASS/IDCODE registers.

No failures detected.

INFO MAX064: C:\ASSET23\DcaAsset\DCAbrd\Macros\Scanpth3.mac(247) Program ran successfully.

- Uses
   Macros to
   program
   test
- Compares test data out to data expected



# The Boundary Scan Test System



### **LabVIEW**

- Logs time, date, and other relevant information when there is a failure
- Continuous testing

Reset Panel LOG	<b>\$</b> 0	<b>Enabled</b>	Re-Enable ALL Channels			<b>j</b> 0 <b>j</b> 32
ate	Time	Failed Ch.	Temp. Therm	State	222222	Panel Log to Spreadsheet File
						Append A:
				 	$\square$	Overwrite C:
					$\square$	™ O∧etwure ™ C:
					HI	<u> </u>
					H I,	Total Failures on Display
						n I

5/10/1999

Direct Chip Attach 5/10/1999


TC Selections to CHART





## Successfully able to test

diodesmosfetsSRAM







## Future Tasks

LabVIEW up and running

Continuous testing in thermal and HAST chambers

Testing all different types of new Packaging technologies





## Summary

## Boundary Scan use for DCA

- test at interconnect level
- automated testing that logs failures
- Boundary Scan as a valuable resource to testing new technologies